Historically, hardware has been assumed to be inherently secure. However, chips are both created with software and contain complex encodings (e.g., circuit designs and firmware). This leads to bugs, some of which compromise security. This publication
{
"title_en": "Hardware Security Failure Scenarios",
"designation": "",
"series": "",
"status": "",
"date": "2024-11-13",
"date_original": "November 13, 2024",
"url": "https://www.nist.gov/publications/hardware-security-failure-scenarios",
"source": "NIST Publications",
"display_en": "",
"authors_en": "Peter Mell , Irena Bojanova",
"abstract_excerpt_en": "Historically, hardware has been assumed to be inherently secure. However, chips are both created with software and contain complex encodings (e.g., circuit designs and firmware). This leads to bugs, some of which compromise security. This publication",
"id": "1a01ab674fa16c4479d2",
"sources": [
"NIST Publications"
],
"source_records": [
{
"title_en": "Hardware Security Failure Scenarios",
"designation": "",
"series": "",
"status": "",
"date": "2024-11-13",
"date_original": "November 13, 2024",
"url": "https://www.nist.gov/publications/hardware-security-failure-scenarios",
"source": "NIST Publications",
"display_en": "",
"authors_en": "Peter Mell , Irena Bojanova",
"abstract_excerpt_en": "Historically, hardware has been assumed to be inherently secure. However, chips are both created with software and contain complex encodings (e.g., circuit designs and firmware). This leads to bugs, some of which compromise security. This publication"
}
],
"translation_state": "none"
}