NIST · ИТ · f89c7d63bebbdc1dd020
Logic Minimization Techniques with Applications to Cryptology
A new technique for combinational logic optimization is described. The technique is a two-step process. In the rst step, the non-linearity of a circuit as measured by the number of non-linear gates it contains is reduced. The second step reduces the number
NIST · ИТОфициальный источник · 2013-04-01
{
"title_en": "Logic Minimization Techniques with Applications to Cryptology",
"designation": "",
"series": "",
"status": "",
"date": "2013-04-01",
"date_original": "April 1, 2013",
"url": "https://www.nist.gov/publications/logic-minimization-techniques-applications-cryptology",
"source": "NIST Publications",
"display_en": "",
"authors_en": "Joan Boyar, Philip Matthews, Rene Peralta",
"abstract_excerpt_en": "A new technique for combinational logic optimization is described. The technique is a two-step process. In the rst step, the non-linearity of a circuit as measured by the number of non-linear gates it contains is reduced. The second step reduces the number",
"id": "f89c7d63bebbdc1dd020",
"sources": [
"NIST Publications"
],
"source_records": [
{
"title_en": "Logic Minimization Techniques with Applications to Cryptology",
"designation": "",
"series": "",
"status": "",
"date": "2013-04-01",
"date_original": "April 1, 2013",
"url": "https://www.nist.gov/publications/logic-minimization-techniques-applications-cryptology",
"source": "NIST Publications",
"display_en": "",
"authors_en": "Joan Boyar, Philip Matthews, Rene Peralta",
"abstract_excerpt_en": "A new technique for combinational logic optimization is described. The technique is a two-step process. In the rst step, the non-linearity of a circuit as measured by the number of non-linear gates it contains is reduced. The second step reduces the number"
}
],
"translation_state": "none",
"possible_title_matches": 1
}